PATENT COOPERATION TREATY

From the INTERNATIONAL SEARCHING AUTHORITY

STEPHENS S. FORD STOLOWITZ FORD COWGER LLP

PCT

621 SW MORRISON STREET, SUITE 600 PORTLAND, OREGON 97205		WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY			
		(PCT Rule 43bis.1)			
		Date of mailing (day/month/year)	22 JU L 2009		
Applicant's or agent's file reference 5869-0102		FOR FURTHER ACTION See paragraph 2 below			
International application No. International filing date		(day/month/year) Priority date (day/month/year)			
PCT/US 09/38126	24 March 2009 (24		24 March 2008 (24.03.2008)		
International Patent Classification (IPC) of IPC(8) - H04M 1/00 (2009.01) USPC - 379/392.01 Applicant MATECH, INC.	or both national classifica	tion and IPC			
1. This opinion contains indications relating to the following items: Box No. I Basis of the opinion					
Name and mailing address of the ISA/US Mail Stop PCT, Attn: ISA/US Commissioner for Patents P.O. Box 1450, Alexandria, Virginia 22313-145	05 July 2009 (05		Authorized officer: Lee W. Young PCT Helpdesk: 571-272-4300 PCT OSP: 571-272-7774		

Form PCT/ISA/237 (cover sheet) (April 2007)

WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 09/38126

Box	No. I	Basis of this opinion
1.	With re	egard to the language, this opinion has been established on the basis of:
	\times	the international application in the language in which it was filed.
		a translation of the international application into which is the language of a translation furnished for the purposes of international search (Rules 12.3(a) and 23.1(b)).
2.		This opinion has been established taking into account the rectification of an obvious mistake authorized by or notified to this Authority under Rule 91 (Rule 43bis.1(a))
3.		egard to any nucleotide and/or amino acid sequence disclosed in the international application, this opinion has been shed on the basis of:
	a. typ	e of material
		a sequence listing
		table(s) related to the sequence listing
	b. for	mat of material
	L	on paper
		in electronic form
	c. tin	ne of filing/furnishing
	<u> </u>	contained in the international application as filed
	F	filed together with the international application in electronic form
	<u></u>	furnished subsequently to this Authority for the purposes of search
4.		In addition, in the case that more than one version or copy of a sequence listing and/or table(s) relating thereto has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.
5.	Additi	onal comments:

WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 09/38126

Box No. V Reasoned statement under Rule 43bis.1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement					
1.	Statement				
	Novelty (N)	Claims Claims	1 - 13 None.	YES NO	
	Inventive step (IS)	Claims Claims	1 - 9 10 - 13	YES NO	
	Industrial applicability (IA)	Claims Claims	1 - 13 None.	YES NO	
'Mas Reg amp and of si seccotrans to the atthough seccothe atthough Reg pass high Reg from Reg the state of t	arding claim 10, Masuda teaches an arding claim 10, Masuda teaches an olifier (para. [0045]), an differential input he differential input amplifier (para. [gnal filter coefficients from a first sign and signal output from the analog circs fer function from the first and second se second signal output from the analog service (abstract), wherein the methond set of filter coefficients and generanalog circuit (para. [0010], [0035]). He of Sibbald in order to reduce the armarding claim 11, Masuda teaches and filter (corrective filter, para. [0117]); a pass filter in the digital signal processing claim 12, Masuda teaches than the DAC, through the analog circuit tearting claim 13. Masuda teaches a second signal paraging claim 13. Masuda teaches as second signal signal processing claim 13. Masuda teaches as second signal signal processing claim 13. Masuda teaches as second signal	audio circuit (aut amplifier (po 0040], Fig. 1); al input into the uit (claim - 2, diset of filter coordinates and includes a ating an output would have and a A/D corsing circuit (po t the second sand ADC, and ubtracter that cond high pass	DAC coupling the first signal input to the differential output ampli	ifferential output output amplifier or more first set ifficients from a nerating an on that is applied and from a m the first and gnal output from Masuda with iffer via a first highircuit to a second signal pathway 1 - 2, 3).	
			n Supplemental Pages)		
		-(continued or	1 Supplemental Fages)		

WRITTEN OPINION OF THE INTERNATIONAL SEARCHING AUTHORITY

International application No.

PCT/US 09/38126

Sunn	lemental	Roy
SHOD	iememai	DUX

In case the space in any of the preceding boxes is not sufficient. Continuation of:

V.2. Citations and explanations:

Claims 1 - 9 meet the criteria set out in PCT Article 33(2)-(3).

Regarding claim 1, Masuda teaches a single-transducer full duplex circuit (para. [0022]), comprising: connecting terminals for connecting to an external digital circuit including an input terminal (DIN) into which a digital reception input signal is input, an output terminal (DoUT) into which a digital transmission output signal is output, and a learning activation input terminal (ILN) (abstract, Fig. 1); an analog signal processing circuit including: an analog differential output amplifier (ADO) which amplifies the output from a D/A converter (DAC); a bridge circuit consisting of first, second, and third resistors (RI, R2, and R3) and a single transducer (ZT) which are driven by an output of the analog differential output amplifier (ADO) (Fig. 1).

Neither Masuda nor the Prior art teach or fairly suggest an analog differential input amplifier (Am) which amplifies an equilibrium signal output by the bridge circuit, wherein an analog output signal of the analog differential input amplifier (Am) is supplied to an AID converter (ADC); a digital signal processing circuit including: a signal generator (SG); a first high pass filter (HPFI) into which the digital reception input signal is input through the input terminal (DIN); a first multiplier (MULI) which multiplies the output of the high pass filter (HPFI) by a reception volume coefficient (RRXv); a second multiplier (MUL2) which multiplies the input from the signal generator (SG) by a signal volume coefficient register (RsGv) an adder (ADD) which adds the output of the first multiplier (MULI) and the output of the second multiplier (MUL2), wherein the output of the adder (ADD) is supplied to the D/A converter (DAC) which converts it into an analog signal; a first signal delayer and power calculator (DLI) which delays the output of the first signal delayer and power calculator (DLI) and calculates a first moving average power value (PWI); a second signal delayer and power calculator (DL2) which delays the output of the first signal delayer and power calculator (DL2) and calculates a second moving average power value (PW2); a delayed signal memory (XA[k]) which sequentially stores the output of the second signal delayer and power calculator (DL2); a transfer function identification filter (FILm); a second high pass filter (HPF2) into which stores a filter coefficient corresponding to the transfer function identification filter (FILm); a second high pass filter (HPF2) is input; a subtracter (SUB) which subtracts an output of the transfer function identification filter (FILm) from an output of the fourth signal delayer (DL4); a fourth multiplier (MUL4) which multiplies an output of the fourth multiplier (MUL4) and calculates a third moving average power value (PW3); an equalization filter (FILEQ) into which an

Claims 2 - 9 depend either directly or indirectly from claim, and therefore meet the criteria set out in PCT Article 33(2)-(3).

Claims 1 - 13 have industrial applicability as defined by PCT Article 33(4) because the subject matter can be made or used in industry.